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With the rise of big data handling, new solutions are required to drive cryptographic algorithms for
maintaining data security. Here, we exploit the nonvolatile, nonlinear resistance change in BiFeO3
memristors [Shuai et al., J. Appl. Phys. 109, 124117 (2011)] by applying a voltage for the
generation of second and higher harmonics and develop a new memristor-based encoding system
from it to encrypt and obfuscate data. It is found that a BiFeO3 memristor in high and low
resistance state can be used to generate two clearly distinguishable sets of second and higher
harmonics as recently predicted theoretically [Cohen et al., Appl. Phys. Lett. 100, 133109 (2012)].
The computed autocorrelation of encrypted data using higher harmonics generated by a BiFeO3
memristor shows that the encoded data distribute randomly. VC 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4869262]
I. INTRODUCTION
Big data handling has already begun to realize a number
of benefits from cloud storage over traditional storage
methods.1–6 For example, cloud storage does not require in-
stallation, maintenance, or capital spending and it offers
economies of scale that reduce overall storage costs.
However, cloud storage users still encounter several chal-
lenges when performing large data transfers, including long
transfer times, security exposure, and difficulties synchroniz-
ing data. Big data handling is turning to “on-the-wire”
encryption as a first line of defense. This includes technolo-
gies like Secure File Transfer Protocol (SFTP) and File
Transfer Protocol Secure (FTPS).7 The big data handling has
been inspired by a biological brain’s approach to make sense
of visual information and it has been suggested that new
memristor-based cognitive systems can be used for big data
handling.8,9 With the reproducible fabrication of memristors,
the exploitation of the new functionalities of memristive sys-
tems became possible. Namely, the functionalities of mem-
ristors are not confined to the emulation of the brain
functions.10 It has also been shown that the memristors can
be used as nonvolatile resistive memories,11–15 reconfigura-
ble nonvolatile logic blocks,16–18 artificial neural
networks,19–22 and as chaotic circuits.22–24 This is just the
beginning of exploiting the voltage-driven nonvolatile
resistance changes of memristors. Thus, the memristor-based
encryption would be a big advantage when working with
memristive cognitive systems.
In memristor-based encryption, the authentication takes
place with reference to the resistance state of the memristor
and is part of the hardware. Hence, it is not susceptible to
brute force attacks, malicious code, and hacking. Software-
based encryption can cause bottlenecks that hinter a high se-
curity level. Furthermore, memristors can process data with
much less power and with higher security level than today’s
software-based encryption systems. We are not aware of a
work where memristor-based encryption and obfuscation
have been investigated so far. After a short introduction, our
work describes the experimental set-up and data analysis
(Sec. II). The results of higher harmonics generation using
memristors are discussed in Sec. III, and the higher harmon-
ics generation of memristors being in high or low resistance
state is analyzed in detail in Sec. IV. In Sec. V, we present a
memristor-based implementation of a source encoding sys-
tem for cryptographic applications and analyze the autocor-
relation of input data and encrypted data. The paper is
concluded in Sec. VI.
II. EXPERIMENTAL SETUPAND DATA ANALYSIS
Ferroelectric25 and unipolar resistive switching26,27 have
been observed in polycrystalline BiFeO3 (BFO) thin film. We
have realized bipolar resistive switching BFO thin films on
Pt/Ti/SiO2/Si substrates with large scale Pt/Ti bottom
a)Authors to whom correspondence should be addressed. Electronic addresses:
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electrode and with circular magnetron sputtered Au top con-
tacts.1 The hysteretic current voltage (I–V) measurements
have been carried out using a circuit, where the Au/BFO/Pt/Ti
structure is connected directly with the source. The memristor
is predefined in high resistance state (HRS) by using input
pulse with amplitude 7V before each measurement. As
illustrated in Fig. 1, the I-V curve of a BFO memristor with a
sinusoidal input voltage of V0¼ 7V shows a repeatable hyste-
retic bipolar resistive switching. The BFO memristor is not
completely switched into low resistance state (LRS) with the
input voltage of amplitude 5V. With input voltage of ampli-
tude 3V, the BFO memristor remains in high resistance state
and works as a high resistive device with resistance in the gig-
aohm range. The high and low resistance state values of the
BFO memristor are defined as the resistance values in the I-V
curve at þ2V, when the BFO memristor is in HRS or LRS.
For the BFO memristor with a 0.217 mm2 top contact area,
the resistance values in HRS and LRS amounts to 1188 MX
and 13MX (RHRS/RLRS¼ 91.4), respectively.
For the investigation of second and higher harmonics
generation by using memristors,28 we add a load resistor RL
into the circuit with a Keithley source meter (Fig. 2(a)) or a
Lock-In Amplifier (Fig. 2(b)) as the input voltage source.
The corresponding Keithley-setup (KL-setup) and Lock-In
Amplifier-setup (LA-setup) are used to determine the power
conversion efficiency (PCE). PCE is the ratio PL,k/PS
between the power at kth harmonic PL,k and the average
source power PS. For the KL-setup (Fig. 2(a)), a Keithley
2400 is used to source a sinusoidal-like input voltage vin(t)
over ten periods and to measure the current i(t). The Fourier
transformation is then used to derive the current at different
harmonics ik (k¼ 1, 2, 3, 4).29 For the LA-setup (Fig. 2(b)),
a Lock-In Amplifier SR 830 is used to source a sinusoidal
input voltage continuously and to measure the current ik at
different harmonics (k¼ 1, 2, 3, 4) directly.
Because of the pulse length restriction of the Keithley
2400 (pulse length of input voltage 0.1 s), the LA-setup is
useful for analyzing the frequency dependence of the PCE
for higher ground frequencies f1. The load resistor RL works
as a voltage divider and the PCEs are load resistor
dependent.
III. RESULTS AND DISCUSSION
If we replace the memristor M in Fig. 2 by a linear resis-
tor, it is predictable that the 50% of source power should be
dissipated on the load resistor if the load resistor is equal to
the constant resistor used. From the linear resistor measure-
ment, we can see that 48.535% of the source power are dissi-
pated on the load resistor and nearly no higher harmonics are
generated. Furthermore, the maximum PCE at second har-
monics amounts to only 0.015% and is negligible in compar-
ison to the PCE PL,k/PS (where k¼ 1, 2, 3, 4) obtained with a
BFO memristor. In Fig. 3, the power ratios PL,k/PS at differ-
ent harmonics, which are obtained from BFO memristor, are
represented as a function of load resistor RL. In the lower
load resistor range, the PCE curves of the load resistor under
sinusoidal input voltage with frequency 0.357Hz and
FIG. 1. Hysteretic current-voltage characteristics of a single layer
Au/BFO/Pt memristor in LRS and HRS with a top electrode area of 0.217
mm2 under sinusoidal source voltages vin¼V0sin(2pf1t) with amplitudes
V0¼ 7V, 5V, and 3V. The inset shows the measurement circuit.
FIG. 2. Measurement circuit consisting of a memristor with memristance M,
a load resistor RL and (a) a 29 point sine wave as source and separately com-
puted current ik at different harmonics (KL-setup) or of (b) with a continu-
ous sine wave as source and directly recorded current ik (LA-setup).
FIG. 3. PCEs at 1st–4th harmonics
(red: f1, black: f2, green: f3, and violet:
f4) for an input voltage V0sin(2pf1t)
with amplitudes (a) 7V and (b) 3V
measured using the LA-setup (symbols)
and KL-setup (lines) as a function of
the load resistor RL. The power ratios
are recorded from BFO memristor
(RLRS¼ 13 MX, RHRS¼ 1188 MX).
The area of the top electrode is 0.217
mm2. The transition point RL
TRP is
indicated by a small arrow.
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amplitudes 7V, 5V (not shown), and 3V depend linearly on
the logarithm value of load resistor. In the higher load resis-
tor range, the PCEs start to saturate. This is because that
with larger load resistors RL the input voltage mainly drops
over the load resistor, and the BFO memristor is under volt-
age bias less than half of input source amplitude (around
3.5V), and then the BFO memristor works as a gigaohm re-
sistor as described in Fig. 1. Therefore, the generation of sec-
ond and higher harmonics is depressed in the higher RL
range. Here, we define the transition point (TRP) of the PCE
curves between the lower load resistor and higher load resis-
tor range, and it is calculated as the average logarithmic
value of the resistance RHRS and RLRS
Log10 RLð Þ ¼ ðLog10 RLRSð Þ þ Log10ðRHRSÞÞ
2
: (1)
The experimental maximum value of the PCE at 2nd har-
monic amounts to 6.670% at a 300 MX load resistor (Fig.
3(a)). This value is smaller than the simulated maximum
value of PCE at 2nd harmonic of a thin TiO2 film which
amounts to 16.9%.2 However, both values are larger than the
PCE at 2nd harmonic of a diode bridge frequency doubler,
which amounts to 4.5%.30 From Fig. 3, we can conclude that
the results obtained with KL-setup and LA-setup agree with
each other except for PCEs at 4th harmonic in the high load
resistor range. This is due to the limited resolution of the
LA-setup.
The PCE values of 1st, 2nd, 3rd, and 4th harmonics
recorded under sinusoidal input voltage with amplitude 7V,
5V, and 3V at corresponding TRPs are summarized in
Table I.
The main part of the average power is dissipated across
the load resistor only if the memristor is in LRS. If a BFO
memristor with asymmetric I-V characteristics is used
(Fig. 1), the sum of PCEs at TRP amounts to ca. 25%. It is
also shown in Table I that the PCEs of second harmonic PL,2
and third harmonic PL,3 at TRPs increases and that the PCE
PL,1 decreases with increasing amplitude of input voltage,
respectively. From that follows that under higher amplitudes
less power is dissipated at ground frequency f1 across the
load resistor as the generated harmonic power is higher.
The memristive device is fully switched with input volt-
age amplitude 7V and can generate more harmonic power
than the memristive device being only partially switched
with 5V and 3V input voltage as shown for PL,1 and PL,2 in
Fig. 4. From the differences in the power ratios being largest
for an amplitude of 7V, we conclude that the voltage-driven
resistance state of the memristor strongly influences the
power ratio of a given load resistor RL. For cryptography
and cryptanalysis, we suggest to use ca. 1–3V large source
amplitudes, which are comparable to the reading bias in
BFO memristors1 and will be sufficiently large to distinguish
between the two sets of PCE of second and higher harmonics
generated by the BFO memristor in HRS and LRS.
The hysteretic I-V characteristics of memristors can be
asymmetric,1 eight-like,31 or peanut-like.32,33 In the follow-
ing, we analyze the PCEs of memristors with three different
hysteretic I-V curves.
The I-V characteristics of the BFO memristor have been
used to model memristive system with other I-V characteris-
tics. Namely, the first period of the asymmetric I-V charac-
teristics (Fig. 5(a)) has been used to model the first period of
a symmetric I-V characteristics, i.e., eight-like hysteresis
(Fig. 5(c)), and of a peanut-like hysteresis (Fig. 5(e)), by
data mirroring and by data mirroring and rotation, respec-
tively. The RHRS and RLRS for eight-like and peanut-like
hysteresis are defined as resistance values at þ2V from the
I-V curve, and the logarithm of both transition point load
resistors RL
TRP are 8.1 and are the same as the logarithm of
the RL
TRP of the asymmetric hysteresis (Fig. 5(a)). The PCE
values at 2nd, 3rd, and 4th harmonics and ground frequency
are listed in Table II. In the memristive system with symmet-
ric I-V characteristics, the whole cycle power is dissipated
on the load resistor and the sum of PCEs at the transition
point load resistor amounts to 50%. As shown in Table II, it
is clear that the PCEs at 2nd harmonic of eight-like and
peanut-like hysteresis are around 1/18 (0.360/6.330) of the
PCE at 2nd harmonic from an asymmetric memristive sys-
tem. The PCEs at 3rd harmonic of a symmetric hysteresis
TABLE I. PCEs at the transition point load resistor RL
TRP under sinusoidal
input voltage with amplitude 7V, 5V, and 3V. The BFO memristor is preset
in HRS before the PCE measurement. Note that for an input voltage of 3V,
the resistance state of the BFO memristor is not switched at all, i.e., the BFO
memristor remains in HRS (Fig. 1).
V0
(V)
Log(RL
TRP)
(1)
PL,1
(%)
PL,2
(%)
PL,3
(%)
PL,4
(%)
P4
k¼1PL;k
(%)
7 8.100 17.990 6.330 0.725 0.001 25.046
5 8.360 20.130 4.320 0.470 0.002 24.922
3 8.699 21.110 2.810 0.330 0.002 24.252
FIG. 4. PCEs of a BFO memristor on a
logarithmic scale for input voltage
with amplitudes 7V, 5V, and 3V of
the (a) ground frequency f1 (red) and
(b) 2nd harmonic f2 (black) measured
using the LA-setup as a function of the
load resistor on a logarithmic scale.
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are more than three times larger than the PCEs at 3rd har-
monic of the asymmetric hysteresis. From a mathematical
point of view, it is because eight-like and peanut-like I-V
characteristics suppress the even harmonics of the Fourier
series, more power is distributed into odd harmonics, and
memristors with symmetric I-V characteristics are useful for
the generation of PCEs at 3rd harmonic.
IV. MULTIPLE HARMONIC GENERATION BYA BFO
MEMRISTOR IN HIGH AND LOW RESISTANCE STATE
Before implementing BFO memristors in cryptography
and cryptanalysis, one has to check whether a memristor in
HRS and LRS generates different sets of higher harmonics.
Single layer BFO memristors can be switched to LRS or
HRS by applying a writing bias of þ7V or 7V, respec-
tively.1 The power ratios are then measured under sinusoidal
input voltage with amplitude 3V with the sample remaining
in LRS or HRS (Fig. 6).
If we have a closer look at the power ratio curves at 2nd
harmonic in Fig. 7, for the same load resistor RL, the PCE of
the memristor in LRS is much higher than the PCE of a
memristor in HRS. This is because the BFO memristor
works as a diode in LRS, which is connected in series with a
load resistor, and as a high-ohmic resistor in HRS (insets in
Fig. 7). In our system, the maximum PCE value at 2nd har-
monic in LRS is 4.072% at load resistor 800 kX and in HRS
is 0.353% at load resistor 5 MX. Therefore, the two clearly
distinguishable sets of power ratio curves at 2nd harmonic
can be used for data encryption and obfuscation.
V. DATA ENCRYPTION AND OBFUSCATION
The memristor-based encoding system is demonstrated
in Fig. 8. We suggest to encode the input data in binary form
(0, 1) by correspondingly switching the memristor (LRS and
HRS). In our case, a writing voltage VW of þ/ 7V is used
to change the resistance state of the BFO memristors with
respect to the input data, and a sinusoidal input voltage with
amplitude 3V is applied to the memristor in order to gener-
ate the higher harmonics from the corresponding memri-
stance state. The multiplexer ensures that either the
memristor state is written or a sinusoidal input voltage with
writing bias VW or the reading bias VR is applied to the
memristor (Fig. 8). As an example, here we use two sets of
FIG. 5. PCEs (red: f1, black: f2, green:
f3, and blue: f4) of a memristive de-
vice with (a) and (b) asymmetric, (c)
and (d) eight-like, and (e) and (f)
peanut-like hysteretic I-V characteris-
tics. For this measurement, the KL-
setup is used. The power ratios are
measured as a function of the load re-
sistor RL with a sinusoidal input volt-
age at an amplitude of 7V and a
frequency of 0.357Hz. The top contact
area of the BFO memristor is 0.217
mm2.
TABLE II. Calculated PCEs at the transition point load resistor RL
TRP in se-
ries with a memristive device with asymmetric (experimental), eight-like
(model), and peanut-like hysteretic (model) I-V characteristics at sinusoidal
input voltage of 7V.
I-V
Log(RL
TRP)
(1)
PL,1
(%)
PL,2
(%)
PL,3
(%)
PL,4
(%)
P4
k¼1PL;k
(%)
Asymmetric 8.100 17.990 6.330 0.725 0.001 25.046
Eight-like 8.100 43.700 0.360 2.350 0.030 46.440
Peanut-like 8.100 43.700 0.360 2.470 0.003 46.533
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FIG. 6. PCEs of a BFO memristor in
(a) LRS and (b) HRS under a sinusoi-
dal input voltage with amplitude 3V
and ground frequency 0.357Hz (f1
red: ground frequency, f2 black: 2nd
harmonic, f3 green: 3rd harmonic, and
f4 violet: 4th harmonic). The power
ratios are measured in KL-setup in de-
pendence on the load resistor. The
sample is switched in LRS or HRS by
applying a 0.1 s long writing pulse of
þ7V or 7V, respectively. The area
of the top electrode is 0.089 mm2.
FIG. 7. PCEs at 2nd harmonic of a
BFO memristor in LRS and HRS with
sinusoidal input voltage with ampli-
tude 3V and ground frequency
0.357Hz. The power ratios have been
measured using KL-setup and are de-
pendent on the load resistor. The sam-
ple is switched in LRS and HRS by
applying a 0.1 s pulse of þ7V and
7V, respectively. The top electrode
area of the sample amounts to 0.089
mm2. The insets show the I-V curves
from the BFO memristor with a zero
load resistor in the reading bias range
where LRS and HRS remain
unchanged.
FIG. 8. Block diagram depicting a
memristor-based source encoding sys-
tem for data encryption and
obfuscation.
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2nd harmonics of a memristor in LRS and HRS to encrypt
binary data “0” and “1,” respectively. As shown before, the
PCEs strongly depend on the resistance state of the memris-
tor and on the load resistor in series with the memristor. In
the demonstrated system, the load resistor values RL are gen-
erated by a Pseudo Random Sequence Generator (PRSG)34
for every input data bit because of its simple implementation
and high speed performance. We suggest to subdivide the
load resistor range into three parts. For PCE values at LRS
(“0”), the load resistor values lie in the range from 0.100 kX
to 4.570 kX (red arrow in Fig. 9), and for PCE values at HRS
(“1”) the load resistor values lie in the range from 0.030 MX
to 1.995 MX (blue arrow in Fig. 9). The load resistor range
between the load resistor range for LRS and HRS is labeled
load resistor range for fixed points (FPs) (black arrow in
Fig. 9).
When a data bit has to be transmitted on the encoder
side (Fig. 8), the PRSG generates a value and a correspond-
ingly selected load resistor value is obtained. If the bit to be
transmitted is a “0” (“1”), the generated load resistor value
lies in the LRS (HRS) load resistor range, and the corre-
sponding PCE values of the load resistor will be transmitted,
which can range between 1%–100%. Otherwise the input
data is withheld and a zero value is transmitted. If the PRSG
generates a load resistor value in the fixed point range, a zero
value is transmitted. This ensures that there is no ambiguity
to the receiver whether a data transmission was withheld or
not. In total approximately 40% of the LRS and HRS load re-
sistor values are used for encoding the LRS and HRS,
respectively. In the encoding simulation, the load resistor RL
is represented by 9-bit binary data.
On the decoder side, the received data are first demodu-
lated, decoded, and converted back to its analog form. The re-
ceiver also houses two BFO memristors (Fig. 8): one is
always set to HRS and the other one to LRS. The PRSG at
encoder and decoder are synchronized and have the same
constraints. Therefore, the same random sequence of load
resistors is generated at the encoder and decoder. The
decoded data are fed to both comparators, if the output of
the comparator with input from memristor in LRS is high,
then data “0” is transmitted. If the output of the comparator
with input from memristor in HRS is high, then data “1” is
then transmitted. And if the output of both comparators is
low, a fixed point was transmitted (Fig. 8). Different harmon-
ics fk and reading bias V0 both at sender and receiver can be
generated by additional PRSG for further upgrade of security
level.
We put the total abstract text of this work into ASCII for-
mat and obtained a 6600 bit long sequence of data (0, 1). To
test the randomness of the PCE values, we took the first 1217
input data (0, 1) out of the ASCII-encoded abstract text, set
the memristor state (LRS, HRS), and generated the corre-
sponding PCE values using the memristor in series with a
randomly generated load resistor RL. Finally, the PCE values
have been transformed (1%–100%) by the PCE mapper
(Figs. 9 and 10). In the following, the transformed PCEs are
labeled “Mapped PCEs.” In Fig. 10, (a) 1217 input data (0, 1)
and correspondingly mapped PCEs (1%–100%) are shown
versus the element number in RL sequence. The RL sequence
has been generated using a PRSG. Because only load resistors
in the LRS (HRS) range (Fig. 9) can be used to encode “0”
(“1”), the element number in the RL sequence which is needed
for encoding the 1217 input data (0, 1) amounts to 3000.
The autocorrelation function a(j) of a data sequence
z(m) at jth lag is defined as
a jð Þ ¼ 1
N  að0Þ
XNj
m¼1ðz mð Þ  zÞðz mþ jð Þ  zÞ; (2)
where a(0) is the variance of the data sequence, z is the mean
value of z(m), N is the computed data length, and j¼ 1, 2,
3,…, N  1. Using Eq. (2), we calculated the autocorrelation
FIG. 9. Mapping of the PCEs at the 2nd harmonic versus load resistor RL.
Using a BFO memristor in LRS or in HRS in series with the load resistor RL
the PCE values have been generated. Note that we only use load resistors in
the LRS (HRS) load resistor range to encode the input data “0” (“1”’). For
the BFO memristor, the LRS load resistor range (red arrow) and the HRS
load resistor range (blue arrow) are separated by the FP load resistor range
(black arrow).
FIG. 10. (a) (left) 1217 input data (0, 1) versus randomly generated elements
of load resistor RL sequence of length 3000. The 1217 input data (0, 1) are
taken out of the ASCII-encoded abstract text with a total sequence length of
6600. The mapped PCE values (1%–100%) are shown on the right axis. (b)
Autocorrelation function a(j) of input data sequence (left axis) and of
encoded data sequence (right axis). a(j) has been calculated using Eq. (2).
Both data sequences (N¼ 12 170) have been repeated 10 times and are
much longer than the maximum lag used (Lag< 3000).
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function a(j) to test the randomness of data sequence. As
shown in Fig. 10(b), the computed autocorrelation function
(ACF) of the input data, which amounts to around 0.396, is
much larger than the ACF of the encoded data, whose aver-
age value amounts to 0.018. The a(j) values suggest that the
encoded data are randomly distributed.
VI. CONCLUSIONS
The efficient generation of second and higher harmonics
has been demonstrated using a BFO memristor. It is con-
cluded that the PCEs at 1st, 2nd, 3rd, and 4th harmonics not
only depend on amplitude of the sinusoidal input voltage but
also on the symmetry of the hysteretic current-voltage (I-V)
characteristics of the memristor. For a given load resistor
and sinusoidal input voltage, the power ratios of a memristor
at 2nd harmonic with asymmetric hysteretic I-V curves are
larger than the power ratios of a memristor with symmetric
hysteretic I-V curves. We suggest to encode the input data in
binary form (0, 1) by correspondingly switching the BFO
memristor (LRS and HRS). Two distinguishable sets of har-
monics are generated by a BFO memristor in LRS or HRS
under sinusoidal input voltage with small reading amplitude.
This can be used for a data transfer system with high data
transfer security, reliability, and robustness. The security
level of the system can be further increased by randomly
choosing the input voltage VR, the analyzed harmonics, the
fixed point range of load resistors, and a memristor from an
array of memristors. The temperature dependence of the
encryption system is not considered in this work.
Nevertheless, the power ratio values could be different if the
encoder and decoder are working at different temperatures.
Another issue is the low frequency of hardware-based encod-
ing and decoding. If look-up tables are included, which alters
the system into partially software-based encoding and decod-
ing, the frequency of encoding and decoding can be signifi-
cantly enhanced.
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